



IPW RCE 2818

**REQUEST
FOR
CONTINUED EXAMINATION (RCE)
TRANSMITTAL**

Subsection (b) of 35 U.S.C. § 132, effective on May 29, 2000,
provides for continued examination of an utility or plant application
filed on or after June 8, 1995.
See The American Inventors Protection Act of 1999 (AIPA).

Application Number	10/028,001
Filing Date	December 20, 2001
First Named Inventor	Leonard Forbes
Group Art Unit	2818
Examiner Name	Tu-Tu V. Ho
Attorney Docket Number	1303.035US1
Customer No.	21186

This is a Request for Continued Examination (RCE) under 37 CFR § 1.114 of the above-identified application entitled PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS.

Submission required under 37 C.F.R. § 1.114

1. ☐ Consider the amendment(s)/reply under 37 C.F.R. § 1.116 previously filed on .
2. ☐ Consider the arguments in the Appeal Brief or Reply Brief previously filed on .
3. ☐ An Amendment Under 37 CFR § 1.116 (pages) is enclosed.
4. ☐ A new power of attorney (pages) is enclosed.
5. ☒ An Information Disclosure Statement is enclosed (1 page).
a. ☐ Form(s) 1449
b. ☐ Copies of IDS Citations
6. ☒ A check in the amount of \$770.00 is attached to pay the RCE filing fee required under C.F.R. § 1.17(e).
7. ☒ **The Commissioner is hereby authorized to credit overpayments or charge any fees set forth in 37 CFR §§ 1.16 through 1.18 to Deposit Account No. 19-0743.**
8. ☐ A Petition for Extension of Time in the prior application (pages) is enclosed along with a check in the amount of to pay the extension fee.
9. ☒ Others: Communication Concerning Related Applications (2 pgs.).

07/14/2004 SDIRETH1 00000103 10028001

01 FC:1801

770.00 GP

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

By: Marvin L. Beekman
Atty: Marvin L. Beekman
Reg. No. 38,377

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Attn-Mail Stop RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 7th day of July, 2004.

Name Amy Moriarty

Signature [Signature]



BEST AVAILABLE COPY

S/N 10/028,001

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Leonard Forbes et al. Examiner: Tu-Tu V. Ho
Serial No.: 10/028,001 Group Art Unit: 2818
Filed: December 20, 2001 Docket: 1303.035US1
Title: PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL
DEVICES AND ASYMMETRICAL TUNNEL BARRIERS

COMMUNICATION CONCERNING RELATED APPLICATION(S)

MS RCE
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Applicants would like to bring to the Examiner's attention the following related application(s) in the above-identified patent application:

<u>Serial/Patent No.</u>	<u>Filing Date</u>	<u>Attorney Docket</u>	<u>Title</u>
09/945395 6754108	August 30, 2001	1303.019US1	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/943134	August 30, 2001	1303.020US1	PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS
09/945512	August 30, 2001	1303.027US1	IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/945554	August 30, 2001	1303.028US1	SRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/081818	February 20, 2002	1303.045US1	ATOMIC LAYER DEPOSITION OF METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS

COMMUNICATION CONCERNING RELATED APPLICATIONS

Serial Number: 10/028,001

Filing Date: December 20, 2001

Title: PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS

Page 2

Dkt: 1303.035US1

10/177096	June 21, 2002	1303.063US1	GRADED COMPOSITION METAL OXIDE TUNNEL BARRIER INTERPOLY INSULATORS
10/783695	February 20, 2004	1303.019US2	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/781035	February 18, 2004	1303.063US2	GRADED COMPOSITION METAL OXIDE TUNNEL BARRIER INTERPOLY INSULATORS
10/788810	February 27, 2004	1303.027US2	IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/819550	April 7, 2004	1303.019US3	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS

Respectfully submitted,

LEONARD FORBES ET AL.

By Applicants' Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 373-6960

Date 7-7-04 By Marvin L. Beekman
Marvin L. Beekman
Reg. No. 38,377

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: MS RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 7th day of July, 2004.

Name Amy Moriarty

Signature Amy Moriarty